Freescale Semiconductor's MET LDMOS Model

1. Description of the Model

The MET LDMOS model [1] is an electro thermal model that can account for dynamic self-heating effects and was specifically tailored to model RF high power LDMOS transistors and RF ICs used in base station, digital broadcast, land mobile and subscriber applications. It has been implemented in Agilent EEsof ADS[™] harmonic balance simulator and is capable of performing small-signal, large-signal, harmonic-balance, noise and transient simulations.

The MET model is an empirical large signal nonlinear model, which is single-piece and continuously differentiable and includes static and dynamic thermal dependencies. This new model is capable of accurately representing the current-voltage characteristics and their derivatives at any bias point and operating temperature. A single continuously differentiable drain current equation models the subthreshold, triode, high current saturation and drain to source breakdown regions of operation. A set of static thermal equations governing the electro-thermal behavior of the drain to source nonlinear current model parameters were developed by measuring the nonlinear drain current under pulsed voltage conditions at different operating temperatures, ensuring an isothermal measurement environment.

Pulsed S-parameters were used to develop equations to model the capacitance functions of voltage and temperature, which were described by functions that have no poles and facilitate robust numerical stability. The nonlinear capacitances were extracted with a small signal model that represents the small signal limit of the device nonlinear behavior at any given bias point. Using a thermal analogue circuit, as in many previous circuit models, the MET LDMOS model accommodates thermal effects. The self-consistent temperature determined by this circuit sets the values of current control parameters, capacitance values and source, drain and gate resistances.

2. Equivalent Circuit

The large signal equivalent circuit of the MET LDMOS model is shown in Figure 1. The model has one voltage and temperature dependent nonlinear current source, Ids, as well as a forward diode and a reverse diode. The forward diode is a function of voltage while the reverse diode is temperature and voltage dependent. The reverse diode has a temperature dependent series resistance associated with it. The model also has three voltage and temperature dependent nonlinear charges, Qgs, Qgd, and Qds. There are two internal gate conductances, Ggs, and Gdg as well as three temperature dependent parasitic resistances, Rg, Rd, and Rs. The instantaneous temperature rise is calculated with the use of the thermal sub-circuit, where Itherm is the total instantaneous power dissipated in the transistor, Rth is the thermal resistance, Cth is the thermal capacitance, and V_tsnk is a voltage source that represents the heat sink temperature of the system. The isothermal small signal equivalent circuit model produced by linearizing the MET LDMOS model is shown in Figure 2.



Figure 1. Large Signal Equivalent Circuit of the MET LDMOS model.



Figure 2. Isothermal Small Signal Equivalent Circuit of the MET LDMOS model.

3. Model Parameters

The following table contains all the MET LDMOS model parameter definitions and their units.

PARAMETER NAME	PARAMETER DEFINITION	DEFAULT VALUE	UNITS
RG_0	Gate Resistance Evaluated at Tnom	1	Ω
RG_1	Gate Resistance Coefficient	0.001	Ω/Κ
RS_0	Source Resistance Evaluated at Tnom	.1	Ω
RS_1	Source Resistance Coefficient	0.0001	Ω/Κ
RD_0	Drain Resistance Evaluated at Tnom	1.5	Ω
RD_1	Drain Resistance Coefficient	0.0015	Ω/Κ
VTO_0	Forward Threshold Voltage Evaluated at Tnom	3.5	V
VTO_1	Forward Threshold Voltage Coefficient	-0.001	V/K
GAMMA	IDS Equation Coefficient	-0.02	
VST	Sub-Threshold Slope Coefficient	0.15	V
BETA_0	IDS Equation Coefficient. BETA Evaluated at Tnom	0.2	$1/\Omega$
BETA_1	IDS Equation Coefficient	-0.0002	1/(ΩK)
LAMBDA	IDS Equation Coefficient	-0.0025	1/V
VGEXP	IDS Equation Coefficient	1.1	
ALPHA	IDS Equation Coefficient	1.5	
VK	IDS Equation Coefficient	7.0	V
DELTA	IDS Equation Coefficient	0.9	V
VBR_0	Breakdown Voltage Evaluated at Tnom	75.0	V
VBR_1	Breakdown Coefficient @ Vgs=0V	0.01	V/K
K1	Breakdown Parameter	1.5	
K2	Breakdown Parameter	1.15	1/V
M1	Breakdown Parameter	9.5	
M2	Breakdown Parameter	1.2	1/V
M3	Breakdown Parameter	0.001	
BR	Reverse IDS Equation Coefficient	0.5	1/(VΩ)
RDIODE_0	Reverse Diode Series Resistance Evaluated at Tnom	.5	Ω
RDIODE_1	Reverse Diode Series Resistance Coefficient	0.001	Ω/Κ
ISR	Reverse Diode Leakage Current	1e-13	А
NR	Reverse Diode Ideality Factor	1.0	
VTO_R	Reverse Threshold Voltage Coefficient	3.0	V
RTH	Thermal Resistance Coefficient	10	°C/Watts
GGS	Gate To Source Conductance	1e5	$1/\Omega$
GGD	Gate to Drain Conductance	1e5	$1/\Omega$
TAU	Transit Time Under Gate	1e-12	Seconds
TNOM	Temperature at Which Model Parameters are Extracted	298	K
TSNK	Heat Sink Temp.	25.0	°C
CGST	Cgs Temperature Coefficient	0.001	1/K
CDST	Cds Temperature Coefficient	0.001	1/K

CGDT	Cgd Temperature Coefficient	0.0	1/K
СТН	Thermal Capacitance	0.0	J/°C
KF	Flicker Noise Coefficient	0.0	
AF	Flicker Noise Exponent	1.0	
FFE	Flicker Noise Frequency Exponent	1.0	
N	Forward Diode Ideality Factor	1.0	
ISS	Forward Diode Leakage Current	1e-13	А
CGS1	Cgs Equation Coefficient	2e-12	F
CGS2	Cgs Equation Coefficient	1e-12	F
CGS3	Cgs Equation Coefficient	-4.0	V
CGS4	Cgs Equation Coefficient	1e-12	F
CGS5	Cgs Equation Coefficient	0.25	1/V
CGS6	Cgs Equation Coefficient	3.5	1/V
CGD1	Cgd Equation Coefficient	4e-13	F
CGD2	Cgd Equation Coefficient	1e-13	F
CGD3	Cgd Equation Coefficient	0.1	$1/V^2$
CGD4	Cgd Equation Coefficient	4	V
CDS1	Cds Equation Coefficient	1e-12	F
CDS2	Cds Equation Coefficient	1.5e-12	F
CDS3	Cds Equation Coefficient	0.1	$1/V^2$
AREA	Gate Periphery Scaling Parameter	1	
N_FING	Gate Finger Scaling Parameter	1	

4. Scaling Rules

The model parameters are scaled by two different parameters, AREA, which is the ratio of the desired gate periphery to the gate periphery of the transistor used in the extraction of the model parameters, and N_FING, which is the ratio of the desired number of fingers to the number of the transistor used in the extraction used in the extraction of the model parameters. [2]

$$AREA = \frac{Znew}{Zextracted} \tag{1}$$

$$N_FING = \frac{NGates_extracted}{NGates_new}$$
(2)

where *Znew* and *Ngates_new* are the gate periphery and number of gate fingers respectively of the desired transistor, and *Zextracted* and *NGates_extracted* are the gate periphery and number of gate fingers of the extracted transistor.

$$RD_0 = \frac{RD_0}{AREA} \tag{3}$$

$$RS_0 = \frac{RS_0}{AREA} \tag{4}$$

$$RG_0 = RG_0 * AREA * N_FING^2$$
⁽⁵⁾

$$RD_l = \frac{RD_l}{AREA} \tag{6}$$

$$RS_I = \frac{RS_I}{AREA} \tag{7}$$

$$RG_l = RG_l * AREA * N_FING^2$$
(8)

$$RDSO = \frac{RDSO}{AREA} \tag{9}$$

$$GGD = GGD * AREA \tag{10}$$

$$GGS = GGS * AREA \tag{11}$$

$$RTH _0 = \frac{RTH _0}{AREA}$$
(12)

$$C_TH = C_TH * AREA \tag{13}$$

$$BETA_0 = BETA_0 * AREA \tag{14}$$

$$BETA_1 = BETA_1 * AREA$$
(15)

$$CGS1 = CGS1 * AREA \tag{16}$$

$$CGS2 = CGS2 * AREA \tag{17}$$

$$CGS4 = CGS4 * AREA \tag{18}$$

$$CGD1 = CGD1 * AREA$$
(19)
$$CGD2 = CGD2 * AREA$$
(20)

$$CDS1 = CDS1 * AREA \tag{21}$$

$$CDS2 = CDS2 * AREA \tag{22}$$

$$ISS = ISS * AREA \tag{23}$$

$$ISR = ISR * AREA \tag{24}$$

$$BR = BR * AREA \tag{25}$$

$$RDIODE_0 = \frac{RDIODE_0}{AREA}$$
(26)

$$RDIODE_1 = \frac{RDIODE_1}{AREA}$$
(27)

5. MET LDMOS Model Equations

5.1 The temperature dependency of parasitic resistances is given by:

$$Rg = RG_0 + RG_1 * (T - TNOM)$$
⁽²⁸⁾

$$Rd = RD_0 + RD_1 * (T - TNOM)$$
⁽²⁹⁾

$$Rs = RS _ 0 + RS _ 1 * (T - TNOM)$$
(30)

$$T = Vth _rise + V _tsnk + 273 = Vth _rise + TSNK + 273$$
(31)

where *T* is the actual or total temperature (not the temperature rise) in K and *TNOM* is the temperature at which the parameters were extracted. The value of V_{tsnk} (°C) is numerically equal to the heat sink temperature *TSNK* (°C). Notice that eventhough RG_1 , RD_1 and RS_1 have units of Ω/K , their numerical value will be the same if the units are $\Omega/°C$.

5.2 The forward bias drain to source current equation is given by:

$$Vto_f = VTO_0 + VTO_1 * (T - TNOM)$$
(32)

$$Beta = BETA_0 + BETA_1 * (T - TNOM)$$
(33)

$$Vbr = VBR _ 0 + VBR _ 1*(T - TNOM)$$

$$(34)$$

To maintain small signal to large signal model consistency, the gate to source voltage used in the calculation of the large signal drain to source current is delayed TAU seconds.

$$Vgs_delayed(t) = Vgs(t - TAU)$$
(35)

$$Vgst2 = Vgs_delayed - (Vto_f + (GAMMA*Vds))$$
(36)

$$Vgst1 = Vgst2 - \frac{1}{2} \left(Vgst2 + \sqrt{(Vgst2 - VK)^{2} + DELTA^{2}} - \sqrt{VK^{2} + DELTA^{2}} \right)$$
(37)

$$Vgst = VST * ln \left(e^{\frac{Vgst1}{VST}} + 1 \right)$$
(38)

$$Vbreff = \frac{Vbr}{2} \left(1 + Tanh [M1 - Vgst * M2] \right)$$
(39)

$$Vbreff I = \frac{1}{K2} \left(Vds - Vbreff \right) + M3 \left(\frac{Vds}{Vbreff} \right)$$
(40)

$$Ids = (Beta) (Vgst^{VGEXP}) (1 + LAMBDA * Vds) Tanh \left[\frac{Vds * ALPHA}{Vgst} \right] (1 + K1 * e^{Vbreff1})$$
(41)

5.3 The forward bias drain to source diode is given by:

$$Vt = \frac{k * T}{q} \tag{42}$$

where *k* is the Boltzmann's constant (1.381e-23 J/K), T is the temperature in Kelvin, and *q* is the electron charge (1.602E-19 C)

$$Idiode_f = ISS\left(e^{\frac{(Vds-Vbr)}{N*Vt}}\right)$$
(43)

5.4 The reverse bias drain to source current equation is given by:

$$Vto_r = VTO_R + VTO_1 * (T - TNOM)$$
(44)

$$Vgst2 = Vgs_delayed - (Vto_r - (GAMMA*Vds))$$
(45)

$$Vgst1 = Vgst2 - \frac{1}{2} \left(Vgst2 + \sqrt{(Vgst2 - VK)^2 + DELTA^2} \right) - \sqrt{VK^2 + DELTA^2} \right)$$
(46)

$$Vgst = VST * ln \left(e^{\frac{Vgstl}{VST}} + 1 \right)$$
(47)

$$Ids = (BR)(Vds)(Vgst)$$
(48)

5.5 The reverse bias drain to source diode is given by:

$$Vt2 = \frac{k*T}{q} \tag{49}$$

$$Ism = ISR * \left(\frac{T}{TNOM}\right)^{\frac{3}{NR}} e^{\left(\left(\frac{-Eg}{NR*Vt2}\right)*\left(1-\frac{T}{TNOM}\right)\right)}$$
(50)

where Eg is the energy gap for Silicon which is equal to 1.11 [3] and T is temperature in Kelvin.

$$Idiode_r = Ism^* \left(e^{\frac{Vdiode_r}{NR^*Vt^2}} - I \right)$$
(51)

The reverse diode's series resistance is given by:

$$Rdiode = RDIODE _ 0 + RDIODE _ 1 * (T - TNOM)$$
(52)

5.6 The gate to source capacitance equation is given by:

$$Cgs = (CGS1 + CGS2 * [1 + Tanh(CGS6 * (Vgs + CGS3))] + CGS4 * [1 - Tanh(Vgs * CGS5)]) * (1 + CGST * (T - TNOM))$$
(53)

5.7 The gate to drain capacitance equation is given by:

$$Cgd = \left(CGD1 + \frac{CGD2}{1 + CGD3 * (Vgd - CGD4)^2}\right) * (1 + CGDT * (T - TNOM))$$
(54)

5.8 The drain to source capacitance equation is given by:

$$Cds = \left(CDSI + \frac{CDS2}{1 + CDS3 * Vds^{2}}\right) * \left(1 + CDST * (T - TNOM)\right)$$
(55)

5.9 The noise is calculated as shown in [3], as the sum of the thermal chanel noise and the flicker noise as shown by the following equation:

$$\overline{id^2} = \frac{8*k*T*g_m}{3} + KF*\left(\frac{Ids^{AF}}{f^{FFE}}\right)$$
(56)

where g_m is the transconductance of the device at the operating point, T is temperature in Kelvin, and *f* is the frequency. In addition all resistors are also modeled as thermal noise sources.

$$\overline{id}_R^2 = \frac{4^*k^*T}{R} \tag{57}$$

where R is the resistance value and T is the temperature in Kelvin.

5.10 To avoid convergence problems the maximum temperature rise, Vth_rise (°C) is limited to 300 °C using the following equation:

$$Vth_rise = \begin{cases} 0 & 0 \le Vth_rise \\ Vth_rise & 0 < Vth_rise < 250 \\ 250 + 50 * tanh \left[\frac{Vth_rise - 250}{50} \right] & 250 \le Vth_rise \end{cases}$$
(58)

6. References

[1] W. Curtice, J. Plá, D. Bridges, T. Liang & E. Shumate, A New Dynamic Electro-Thermal Nonlinear Model for Silicon RF

LDMOS FETs, 1999 IEEE MTT-S International Microwave Symposium, Anaheim CA, pp. 419-422

[2] M. Golio, Microwave MESFETs and HEMTs, Arthec House, Boston, 1991, pp. 79-80

[3] P. Antognetti & G. Massobrio, Semiconductor Device Modeling with SPICE, McGraw Hill, New York, 1988.

射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微 波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现 已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典 培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子 工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、 研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电 子等多家台湾地区企业。

易迪拓培训课程列表: http://www.edatop.com/peixun/rfe/129.html



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电 路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材; 旨在 引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和 研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格 的射频工程师的要求…

课程网址: http://www.edatop.com/peixun/rfe/110.html

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系 统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又 全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设 计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技 术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: http://www.edatop.com/peixun/ads/13.html



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最 专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月 免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅…

课程网址: http://www.edatop.com/peixun/hfss/11.html

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、 专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授 课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的 各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装, 还可超值赠送 3 个月免费学习答疑…



课程网址: http://www.edatop.com/peixun/cst/24.html



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书,课程从基础讲起,内容由浅入深, 理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的 全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快 速学习掌握如何使用 HFSS 设计天线,让天线设计不再难…

课程网址: http://www.edatop.com/peixun/hfss/122.html

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿 真设计实践相结合,全面系统地讲解了 13.56MHz 线圈天线的工作原理、 设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体 操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过 该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹 配电路的原理、设计和调试…



详情浏览: http://www.edatop.com/peixun/antenna/116.html

我们的课程优势:

- ※ 成立于 2004 年, 10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: http://www.edatop.com
- ※ 微波 EDA 网: http://www.mweda.com
- ※ 官方淘宝店: http://shop36920890.taobao.com

专注于微波、射频、大线设计人才的培养 **房迪拓培训** 官方网址: http://www.edatop.com

淘宝网店:http://shop36920890.taobao.cor